Mi SciELO
Servicios Personalizados
Articulo
Indicadores
Citado por SciELO
Links relacionados
Similares en SciELO
Compartir
Ingeniería Electrónica, Automática y Comunicaciones
versión On-line ISSN 1815-5928
Resumen
PERDOMO HOURNE, Elias Augusto; GARCES-SOCARRAS, Luis Manuel y CABRERA SARMIENTO, Alejandro José. Design of Processing Image Blocks in Hardware Description Language. EAC [online]. 2013, vol.34, n.2, pp. 9-18. ISSN 1815-5928.
The present paper, «Design of Processing Image Blocks in Hardware Description Language», develop images processing blocks for the XSGImgLib library, using the model design flow based on hardware description language (HDL), increasing the configuration options of the implemented algorithm and the execution speed. In order to develop this project an study of images processing architectures for FPGA using hardware description language was carried out. As a result of this study were designed, tested and implemented processing images blocks for the XSGImgLib library using hardware description language. As main result of the project was obtained settable blocks that can change the Windows size in design time. Compared with the XSGImgLib previous blocks, in many cases the behavior is improved.
Palabras clave : image processing; XSGImgLib; HDL; FPGA.