Warning: XSLTProcessor::transformToXml() [xsltprocessor.transformtoxml]: I/O warning : failed to load external entity "/srv-new/scielo/www/htdocs/xml/e/translation.xml" in /srv-new/scielo/www/htdocs/class.XSLTransformerPHP5.php on line 36

Warning: XSLTProcessor::transformToXml() [xsltprocessor.transformtoxml]: I/O warning : failed to load external entity "/srv-new/scielo/www/htdocs/xml/e/language.xml" in /srv-new/scielo/www/htdocs/class.XSLTransformerPHP5.php on line 36

Warning: XSLTProcessor::transformToXml() [xsltprocessor.transformtoxml]: I/O warning : failed to load external entity "/srv-new/scielo/www/htdocs/xml/e/language.xml" in /srv-new/scielo/www/htdocs/class.XSLTransformerPHP5.php on line 36

Warning: XSLTProcessor::transformToXml() [xsltprocessor.transformtoxml]: I/O warning : failed to load external entity "/srv-new/scielo/www/htdocs/xml/e/language.xml" in /srv-new/scielo/www/htdocs/class.XSLTransformerPHP5.php on line 36

Warning: XSLTProcessor::transformToXml() [xsltprocessor.transformtoxml]: I/O warning : failed to load external entity "/srv-new/scielo/www/htdocs/xml/e/language.xml" in /srv-new/scielo/www/htdocs/class.XSLTransformerPHP5.php on line 36

Warning: XSLTProcessor::transformToXml() [xsltprocessor.transformtoxml]: I/O warning : failed to load external entity "/srv-new/scielo/www/htdocs/xml/e/language.xml" in /srv-new/scielo/www/htdocs/class.XSLTransformerPHP5.php on line 36

Warning: XSLTProcessor::transformToXml() [xsltprocessor.transformtoxml]: I/O warning : failed to load external entity "/srv-new/scielo/www/htdocs/xml/e/language.xml" in /srv-new/scielo/www/htdocs/class.XSLTransformerPHP5.php on line 36
FPGA design of a Time-Variant Coefficient Filter


 
41 2 
Home Page  

  • SciELO

  • SciELO


Ingeniería Electrónica, Automática y Comunicaciones

 ISSN 1815-5928

CRUZ GARRIDO, Fidel    TORRES GOMEZ, Jorge. FPGA design of a Time-Variant Coefficient Filter. []. , 41, 2, pp. 51-62.   01--2020. ISSN 1815-5928.

^a

Currently, a variety of solutions of Linear Time-Variant Filters (LTV) are reported to apply on Software Defined Radio, Radar and Sensor Networks systems. In contrast to Linear Time-Invariant Filters (LTI), LTV filters exhibit better performance regarding constraints on time domain such as risetime and overshoot parameters. Despite they have been used for a variety of applications, they are unable to reach certain processing speeds. To achieve the processing of higher data rates binary signals, it is necessary to reduce risetime of output filters, which is accomplished by properly changing the characteristic frequency parameter just on the transient time period. This article is related to the implementation of an LTV digital lowpass filter, to process binary and multilevel signals. The LTV filter represents a novel proposal with considerably shorter risetime. Implementation on a Field-Programmable Gate Array (FPGA) is addressed and discussed by using Xilinx System Generator software on MatLab. Results exhibit proper performance when a lowpass Bessel LTV Filter is considered.

^len

: .

        · |     · |     · ( pdf )