My SciELO
Services on Demand
Article
Indicators
- Cited by SciELO
Related links
- Similars in SciELO
Share
Ingeniería Electrónica, Automática y Comunicaciones
On-line version ISSN 1815-5928
Abstract
DEL VALLE CRESPO, Ilena et al. Desing in VHDL of HDLC controller. EAC [online]. 2013, vol.34, n.2, pp. 36-47. ISSN 1815-5928.
This research presents the design of an embedded hardware module with functionality of a HDLC controller to an E1digital line interface. The designed system performs the tasks of a transmitter-receiver, responsible for actions such as insertion and detection of start and end flags of frame, the insertion and detection of zeros to avoid the existence of the sequence of flags in the data field and the frame check. It also incorporates an interface with a microprocessor for setting the initial parameters and through it control data's are acquired to be transmitted or received. Each of the blocks in the system has been designed through the hardware description language VHDL using Xilinx software ISE Design Suite 12.4. Finally, research is carried through in the development board Spartan3 Starter Board Kit and the results are validated with the appropriate verifications.
Keywords : frame; HDLC controller; VHDL; FPGA; xilinx.